





12W AUDIO AMPLIFIER

DESCRIPTION

The TDA2006 is a monolithic integrated circuit in Pentawatt package, intended for use as a low frequency class "AB" amplifier. At ± 12 V, d = 10 % typically it provides 12W output power on a 4Ω load and 8W on a 8Ω . The TDA2006 provides high output current and has very low harmonic and cross-over distortion. Further the device incorporates an original (and patented) short circuit protection system comprising an arrangement for automatically limiting the dissipated power so as to keep the working point of the output transistors within their safe operating area. A conventional thermal shutdown system is also included. The TDA2006 is pin to pin equivalent to the TDA2030.




TYPICAL APPLICATION CIRCUIT



September 2003 1/12

SCHEMATIC DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	± 15	V
Vi	Input Voltage	Vs	
Vi	Differential Input Voltage	± 12	V
lo	Output Peak Current (internaly limited)	3	Α
P _{tot}	Power Dissipation at T _{case} = 90 °C	20	W
T _{stg} , T _j	Storage and Junction Temperature	- 40 to 150	°C

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th (j-c)}	Thermal Resistance Junction-case Max	3	°C/W

PIN CONNECTION



ELECTRICAL CHARACTERISTICS

(refer to the test circuit; $V_S = \pm 12V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		± 6		± 15	V
ld	Quiescent Drain Current	V _s = ± 15V		40	80	mA
I _b	Input Bias Current	V _s = ± 15V		0.2	3	μΑ
Vos	Input Offset Voltage	V _s = ± 15V		± 8		mV
los	Input Offset Current	V _s = ± 15V		± 80		nA
Vos	Output Offset Voltage	V _s = ± 15V		± 10	± 100	mV
Po	Output Power	$d=10\%, f=1kHz$ $R_L=4\Omega$ $R_L=8\Omega$	6	12 8		W
d	Distortion	$\begin{array}{c} P_o = 0.1 \text{ to 8W, } R_L = 4\Omega, f = 1 \text{kHz} \\ P_o = 0.1 \text{ to 4W, } R_L = 8\Omega, f = 1 \text{kHz} \end{array}$		0.2 0.1		% %
Vi	Input Sensitivity	$\begin{aligned} P_o &= 10W, R_L = 4\Omega, f = 1kHz \\ P_o &= 6W, R_L = 8\Omega, f = 1kHz \end{aligned}$		200 220		mV mV
В	Frequency Response (- 3dB)	$P_0 = 8W, R_L = 4\Omega$	20Hz to 100kHz		Z	
Ri	Input Resistance (pin 1)	f = 1kHz	0.5	5		МΩ
G _v	Voltage Gain (open loop)	f = 1kHz		75		dB
G _v	Voltage Gain (closed loop)	f = 1kHz	29.5	30	30.5	dB
e _N	Input Noise Voltage	B (– 3dB) = 22Hz to 22kHz, $R_L = 4\Omega$		3	10	μV
i _N	Input Noise Current	B (– 3dB) = 22Hz to 22kHz, $R_L = 4\Omega$		80	200	pА
SVR	Supply Voltage Rejection	$R_L = 4\Omega$, $R_g = 22k\Omega$, $f_{ripple} = 100Hz$ (*)	40	50		dB
I _d	Drain Current	$\begin{aligned} P_o &= 12W, R_L = 4\Omega \\ P_o &= 8W, R_L = 8\Omega \end{aligned}$		850 500		mA mA
Tj	Thermal Shutdown Junction Temperature				145	°C

^(*) Referring to Figure 15, single supply.

Figure 1: Output Power versus Supply Voltage




Figure 3: Distortion versus Frequency




Figure 5: Sensitivity versus Output Power




Figure 2: Distortion versus Output Power




Figure 4: Distortion versus Frequency




Figure 6: Sensitivity versus Output Power




Figure 7: Frequency Response with different values of the rolloff Capacitor C8 (see Figure 13)




Figure 9 : Quiescent Current versus Supply Voltage




Figure 11: Power Dissipation and Efficiency versus Output Power




Figure 8: Value of C8 versus Voltage Gain for different Bandwidths (see Figure 13)




Figure 10 : Supply Voltage Rejection versus Voltage Gain




Figure 12: Maximum Power Dissipation versus Supply Voltage (sine wave operation)




Figure 13: Application Circuit with Spilt Power Supply




Figure 14: P.C. Board and Components Layout of the Circuit of Figure 13 (1:1 scale)




Figure 15: Application Circuit with Single Power Supply





Figure 16: P.C. Board and Components Layout of the Circuit of Figure 15 (1:1 scale)






Figure 17: Bridge Amplifier Configuration with Split Power Supply ($P_0 = 24W$, $V_S = \pm 12V$)

PRACTICAL CONSIDERATIONS

Printed Circuit Board

The layout shown in Figure 14 should be adopted by the designers. If different layout are used, the ground points of input 1 and input 2 must be well decoupled from ground of the output on which a rather high current flows.

Assembly Suggestion

No electrical isolation is needed between the pack-

age and the heat-sink with single supply voltage configuration.

Application Suggestion

The recommended values of the components are the ones shown on application circuits of Figure 13. Different values can be used. The table 1 can help the designers.

Table 1

Component	Recommanded Value	Purpose	Larger Than Recommanded Value	Smaller Than Recommanded Value	
R ₁	22 kΩ	Closed Loop Gain Setting	Increase of Gain	Decrease of Gain (*)	
R ₂	680 Ω	Closed Loop Gain Setting	Decrease of Gain (*)	Increase of Gain	
R ₃	22 kΩ	Non Inverting Input Biasing	Increase of Input Impedance	Decrease of Input Impedance	
R ₄	1 Ω	Frequency Stability	requency Stability Danger of Oscillation at High Frequencies with Inductive Loads		
R ₅	3 R ₂	Upper Frequency Cut-off	Poor High Frequencies Attenuation	Danger of Oscillation	
C ₁	2.2 μF	Input DC Decoupling		Increase of Low Frequencies Cut-off	
C ₂	22 μF	Inverting Input DC Decoupling		Increase of Low Frequencies Cut-off	
C ₃ C ₄	0.1 μF	Supply Voltage by Pass		Danger of Oscillation	
C ₅ C ₆	100 μF	Supply Voltage by Pass		Danger of Oscillation	
C ₇	0.22 μF	Frequency Stability		Danger of Oscillation	
C ₈	$\frac{1}{2\pi BR_1}$	Upper Frequency Cut-off	Lower Bandwidth	Larger Bandwidth	
D_1D_2	1N4001	To Protect the Device Against Output Voltage Spikes.			

^(*) Closed loop gain must be higher than 24dB.

SHORT CIRCUIT PROTECTION

The TDA2006 has an original circuit which limits the current of the output transistors. Figure 18 shows that the maximum output current is a function of the collector emitter voltage; hence the output transistors work within their safe operating area (Figure 19).

This function can therefore be considered as being peak power limiting rather than simple current limiting.

It reduces the possibility that the device gets damaged during an accidental short circuit from AC output to ground.

THERMAL SHUT DOWN

The presence of a thermal limiting circuit offers the following advantages :

- 1) an overload on the output (even if it is permanent), or an above limit ambient temperature can be easily supported since the T_i cannot be higher than 150°C.
- 2) the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature.

If for any reason, the junction temperature increases up to 150 °C, the thermal shutdown simply reduces the power dissipation and the current consumption.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Figure 22 shows the dissipable power as a function of ambient temperature for different thermal resistances.

Figure 18: Maximum Output Current versus Voltage V_{CE} (sat) accross each Output Transistor




Figure 19: Safe Operating Area and Collector Characteristics of the Protected Power Transistor




Figure 20 : Output Power and Drain Current versus Case Temlperature ($R_L = 4\Omega$)




Figure 21 : Output Power and Drain Current versus Case Temlperature ($R_L = 8\Omega$)





Figure 22: Maximum Allowable Power Dissipation versus Ambient Temperature




DIMENSION SUGGESTION

The following table shows the length of the heatsink in Figure 23 for several values of P_{tot} and $R_{th}. \\$


P _{tot} (W)	12	8	6
Lenght of Heatsink (mm)	60	40	30
R _{th} of Heatsink (°C/W)	4.2	6.2	8.3


Figure 23 : Example of Heatsink



DIM.		mm			inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			4.80			0.188
С			1.37			0.054
D	2.40		2.80	0.094		0.11
D1	1.20		1.35	0.047		0.053
Е	0.35		0.55	0.014		0.022
E1	0.76		1.19	0.030		0.047
F	0.80		1.05	0.031		0.041
F1	1.00		1.40	0.039		0.055
G	3.20	3.40	3.60	0.126	0.134	0.142
G1	6.60	6.80	7.00	0.260	0.267	0.275
H2			10.40			0.41
Н3	10.05		10.40	0.395		0.409
L	17.55	17.85	18.15	0.691	0.703	0.715
L1	15.55	15.75	15.95	0.612	0.620	0.628
L2	21.2	21.4	21.6	0.831	0.843	0.850
L3	22.3	22.5	22.7	0.878	0.886	0.894
L4			1.29			0.051
L5	2.60		3.00	0.102		0.118
L6	15.10		15.80	0.594		0.622
L7	6.00		6.60	0.236		0.260
L9	2.10		2.70	0.083		0.106
L10	4.30		4.80	0.170	_	0.189
М	4.23	4.5	4.75	0.167	0.178	0.187
M1	3.75	4.0	4.25	0.148	0.157	0.187
V4	40° (Typ.)					
V5	90° (Typ.)					
DIA	3.65		3.85	0.143		0.151

OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com